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Abstract— We investigate the performance of binary codes
T constructed from turbo coding with interblock memory.
The encoding of T is implemented by serially concatenating a
multiplexer, a multilevel delay processor, and a signal mapper
to the encoder of a conventional binary turbo code C. With
such a construction, in T , there is some irregularity for the
code bits in C. To provide more variety of irregularity, we can
construct TC which is obtained by passing only a fraction of C
through a multilevel delay processor and a signal mapper. We
propose iterative decoding between adjacent codewords (IDAC),
which provides error performance much better than the iterative
decoding within a single codeword (IDSC). Simulation shows that
T can have a lower error floor than C for either short or long
code length. In some cases, TC can provide better error floors
and waterfall regions than C.
Index Terms : turbo codes, concatenated codes.
I. INTRODUCTION
In the last decade, random-like codes such as binary turbo
codes [1], regular low-density parity-check (LDPC) codes
[2], and turbo trellis coded modulation (TTCM) [4], have
pushed the error performances of channel coding close to
the Shannon limit. There is a gap between capacity and the
iterative decoding threshold (or pinch-off SNR limit) in these
capacity-approaching codes. This gap can be narrowed by
introducing irregularity to the code bits. Irregular LDPC codes
[3] and irregular turbo codes [12] are such examples. Although
these codes can approach the Shannon limits for very long
codes, there is still some room for improvement if the code
lengths and coding complexity are taken into consideration.
For example, in [5], a multiple turbo code (MTC) which
employs multiple interleavers and constituent codes was pro-
posed. MTC can provide the flexibility of designing codes
with low state complexity and good error performance in the
waterfall and error-floor region.
In [7], a coded modulation scheme which is implemented
by serially concatenating a multiplexer, a multilevel delay
processor, and an 8PSK signal mapper to the encoder of a
conventional binary turbo code C was proposed, where the
delay processor is a rate one convolutional code with a transfer
function matrix which is diagonal. With the introduction of the
delay processor and the signal mapper, memory is introduced
between two adjacent turbo code words. Hence the resultant
coding scheme is a turbo coded 8PSK scheme with interblock
memory.
In this paper, we investigate the case of binary codes T
constructed from turbo coding with interblock memory, in
which we replace the 8PSK signal mapper in [7] by a signal
mapper with binary output. With such a construction, the
output of a conventional binary turbo code C is split into
multiple streams, and then each stream undergoes a different
delay. The different delayed streams are linearly combined to
form T . This design allows streams with different delays to
have different levels of protection. Hence, in T , there is some
irregularity for the code bits in C. To provide more variety of
irregularity, in this paper, we can construct TC which employs
various degrees of interblock memory. TC is a mixed design
of T and C for which various fractions in the mixture can
be employed. In this way, we can obtain binary codes with
various degrees of complexity, decoding delay, and the error
performance in error-floor and waterfall regions. In particular,
there are two specific constructions of special interest. One is
the pure binary turbo coding with interblock memory, i.e.,
T , and the other is TC which is constructed by passing
only a half of C through a multilevel delay processor and
a signal mapper. The error floors of these two constructions
can be roughly estimated by the associated effective minimum
distances [9]. The pinch-off signal-to-noise ratios (SNRs) for
both constructions can also be derived by the EXIT (extrinsic
information transfer) charts [10] under some assumption.
We can use a two-stage decoding which employs iterative
decoding within a single codeword (IDSC) of C used in
[7] to decode T . Since the interblock memory is introduced
between adjacent codewords of C, in this paper, we propose an
improved decoding which is referred to as iterative decoding
between adjacent codewords (IDAC) of C. Using IDAC,
we can achieve much better error performance for short-to-
moderate code lengths and slightly better error performance
for long code lengths with some additional complexity as
compared to using IDSC. Simulation for both the additive
white Gaussian noise (AWGN) channel and the independent
Rayleigh fading channel shows that T can provide much lower
error floors than that of C for short-to-long code lengths. In
some cases, TC can provide better error floors and waterfall
regions than C.
II. BINARY TURBO CODING WITH INTER-BLOCK
MEMORY
A. Encoding
Fig. 1 shows the encoding structure of binary turbo cod-
ing with interblock memory which is constructed from a
rate-1/2 binary turbo code C with a K-bit interleaver and
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identical constituent codes RSC1 and RSC2. Denote the t-
th code word of C as a¯(t)= [u¯(t), p¯(t)], where u¯(t)=[u(t, 0),
u(t, 1), · · ·, u(t,K − 1)] and p¯(t)=[p1(t, 0), p2(t, 1), p1(t, 2),
p2(t, 3), · · ·, p1(t,K − 2), p2(t,K − 1)] are the K-bit
message and parity vectors, respectively. Noticeably, p1(t, i)
and p2(t, i), i = 0, 1, · · · ,K − 1, are parity bits from
RSC1 and RSC2, respectively. The turbo coded sequence
−→a ={· · · , a¯(t), a¯(t + 1), · · ·} is sequentially processed by the
multiplexer and the delay processor to produce the as-
sociated output sequences −→v = {· · ·, v¯(t), v¯(t + 1), · · ·}
and −→s = {· · ·, s¯(t), s¯(t + 1), · · ·}, respectively, where
v¯(t)=[vˆ(t, 0), vˆ(t, 1), · · ·, vˆ(t, λ−1)], s¯(t)=[sˆ(t, 0), sˆ(t, 1),· · ·,
sˆ(t, λ − 1)], and each of vˆ(t, k)=[v1(t, k), · · · , vm(t, k)] and
sˆ(t, k)=[s1(t, k), · · · , sm(t, k)] is a binary m-tuple. Note that
mλ=KR . The sequence −→s is then processed by a memoryless
signal mapper to produce the output sequence −→z = {· · · , z¯(t),
z¯(t+1), · · ·}, where z¯(t)=[zˆ(t, 0), zˆ(t, 1),· · ·, zˆ(t, λ−1)] and
zˆ(t, k)∈ Ω, Ω={0, 1}m, and zˆ(t, k)=[z1(t, k), · · · , zm(t, k)]
is an m-bit symbol. The resultant code T takes −→z as its code
sequence. For an m-level delay processor, the relationship
between vj(t, k) and sj(t, k) is sj(t, k) = vj(t− (m− j), k),
1 ≤ j ≤ m, k = 0, 1, · · · , λ− 1. The relationship between the
input and output of the signal mapper is zˆ(t, k) = sˆ(t, k)M ,
where M is an m×m nonsingular matrix. For T , the insertion
of delay processor and signal mapper introduces interblock
memory since z¯(t) and z¯(t + 1) are correlated.
B. Two specific constructions
Let C be a rate 1/2 binary turbo code. Let m = 2, Ω =
{0, 1}2 and M =
(
1 0
1 1
)
, we can have the following two
constructions.
Construction I: Use the structure shown in Fig. 1. The
relation among −→s , −→v and −→a is given in Fig. 2, where
v1(t, k) = u(t, k), v2(t, k) = p1(t, k) for even k, and
v2(t, k) = p2(t, k) for odd k. The resultant code T is a rate-1/2
binary code. 
We can modify T to a construction, TC , which is obtained
by the combination of two parts. The first part is obtained by
passing only a fraction, PIB , 0 ≤ PIB ≤ 1, of the code bits
of C through the delay processor and signal mapper and the
second part is the other fraction, i.e., 1 − PIB of the code
bits of C. Clearly, T is a special case of TC with PIB = 1.
Another case of special interest is the following construction.
Construction II: This construction is TC with PIB = 0.5,
which is the same as Construction I except that u(t, 1),
u(t, 3),· · · , and p2(t, 1), p2(t, 3),· · · are not processed by the
delay processor and the signal mapper. u(t, 0), u(t, 2),· · · , and
p1(t, 0), p1(t, 2),· · · are still processed by these two processing
units. 
C. Iterative decoding within a single codeword (IDSC) [7]
We illustrate IDSC for Construction I. Let y¯(t) be the
received word as z¯(t) is transmitted. For j = 1, 2, write
v¯j(t)=[vj(t, 0), vj(t, 1), · · ·, vj(t, λ − 1)]. Now consider the
decoding of a¯(t). The decoder of IDSC consists of a MAP
demapper and a turbo decoder of C. Suppose the extrinsic L-
values (or log-likelihood ratios) LD,e(a¯(t− 1)) = LD,p(a¯(t−
1))− LD,c(a¯(t− 1)) for bits in a¯(t− 1) have been obtained
from the decoding of a¯(t − 1), where LD,p(a¯(t − 1)) and
LD,c(a¯(t − 1)) are the associated a posteriori and channel
values, respectively.
Step 1 The demapper computes the a posteriori L-values
LM,p(v¯2(t)) of bits in v¯2(t) with the received word
y¯(t) and the a priori L-values LM,a(v¯1(t−1)) which
can be obtained from LD,e(a¯(t − 1)). Similarly,
the demapper computes LM,p(v¯1(t)) with y¯(t + 1)
and LM,a(v¯2(t + 1)) = 0. In the calculation of
LM,p(v¯(t)), LM,a(v¯(t)) is zero.
Step 2 The turbo decoder of C uses LM,p(v¯(t)) as channel
value LD,c(a¯(t)) for bits in a¯(t) to recover bits of
a¯(t) and obtain LD,e(a¯(t)) which is stored for the
calculation of LM,p(v¯(t + 1)).
D. Iterative decoding between adjacent codewords (IDAC)
For turbo coded 8PSK scheme with interblock memory,
IDSC results in large error coefficients [7]. Using IDSC to
decode TC results in the same problem. The error coefficients
can be reduced by using iterative decoding between adjacent
codewords (IDAC) which iteratively decodes two adjacent
turbo code words, a¯(t) and a¯(t+1). We illustrate the decoding
of a¯(t) for Construction I. Suppose that LD,e(a¯(t − 1)) has
been obtained.
Step 1 With LD,e(a¯(t)) = 0 (or equivalently LM,a(v¯(t)) =
0), we use IDSC to decode a¯(t + 1) and obtain
LD,e(a¯(t+1)). Noticeably, in the demapper, the cal-
culation of LM,p(v¯(t+1)) is based on LM,a(v¯(t)) =
0.
Step 2 With LD,e(a¯(t+1)) obtained in Step 1, LD,e(a¯(t−
1)), and LM,a(v¯(t))=0, the demapper calculates
LM,p(v¯(t)). The decoder of C use LM,p(v¯(t)) as
LD,c(a¯(t)) to decode a¯(t) and obtain LD,e(a¯(t)).
Step 3 We use IDSC to re-decode a¯(t + 1) and update
LD,e(a¯(t + 1)) with LD,e(a¯(t)) obtained in Step 2.
Step 4 With updated LD,e(a¯(t + 1)) obtained in Step 3,
LD,e(a¯(t − 1)), and LM,a(v¯(t))=0, the demapper
calculates LM,p(v¯(t)). The decoder of C uses up-
dated LM,p(v¯(t)) as new channel values LD,c(a¯(t))
to decode a¯(t) and obtain LD,e(a¯(t)).
Step 5 With a certain number of repeating Steps 3 and 4,
we can decode a¯(t) and obtain LD,e(a¯(t)).
Throughout this paper, the Max-Log-MAP algorithm with
correction factors [11] is employed and NI iterations are used
in the turbo decoding of C. In addition, one iteration of IDAC
consists of Steps 1 and 2 (or Steps 3 and 4). For IDAC, the
number of iterations between adjacent codewords is denoted
by NIDAC .
III. PERFORMANCE ANALYSIS
For TC , we can use the effective minimum distances [9]
to estimate the error performance in the error-floor region
and use EXIT charts to analyze the pinch-off limits in the
This full text paper was peer reviewed at the direction of IEEE Communications Society subject matter experts for publication in the WCNC 2007 proceedings. 
 
78
waterfall region. In the following, analysis based on 4-state
RSC1 and RSC2 with generator matrix (1, 5/7)8 in additive
white Gaussian noise (AWGN) channels is given.
A. Effective minimum distances for asymptotic performances
In [9], the effective minimum distance d2,min which equals
2+zmin of C is defined to be the minimum Hamming weight
generated by weight-2 message sequences, where zmin is the
associated minimum parity-check weight.
For Construction I, it can be shown that the Hamming
weight of −→z generated by a weight-d2,min code sequence −→a
of C is 2 + 2zmin which is larger than d2,min = 2 + zmin
if zmin > 0. Hence Construction I is expected to achieve
lower BER at high SNRs as compared to C. Consider the
case of Construction II. Suppose that the weight of −→p 1 for a
weight-d2,min turbo coded sequence −→a is z and hence the
weight of −→p 2 is zmin − z. Regardless of the positions of
nonzero message bits, the output sequence −→z will be with
weight 2 + z + zmin. Hence the asymptotic performance
of Construction II is expected to be worse than that of
Construction I and better than that of C if zmin > z > 0.
It can also be shown that using IDSC for Construction I and
II, the associated multiplicity will be increased by a factor of
22 and a factor of 2w respectively, where w is the weight of
v¯1(t). If IDAC is used, the increased factor can be reduced and
can be close to 1 if the feedback information LD,e(a¯(t+1)), in
the final iteration of step 4 is significant. Hence, using IDAC
for either Construction I or II, the waterfall region can be
closer to the Shannon limit as compared to using IDSC.
Estimated asymptotic performances based on the calculated
distance spectra which are generated by weight-2 and weight-
3 message sequences and the equation of BER given in [8] are
shown in Fig. 3. From Fig. 3, the asymptotic performances of
Constructions I and II are dominated by low weight message
sequences like the case of conventional turbo codes C.
B. Analysis of EXIT charts for pinch-off limits
The performance of Constructions I and II in the water-fall
region can be analyzed by using EXIT charts. Let Ia(c¯) denote
the mutual information, Ia[c, La(c)], between bit c in c¯ and its
a priori L-value La(c). Similarly, Ie(c¯) denotes the mutual
information, Ie[c, Le(c)], between bit c in c¯ and its extrinsic
L-value Le(c). These EXIT charts of a¯(t) are calculated based
on the conditions that K = 2097152 and Ia(a¯(t− 1)) = 1. In
addition, Ia(a¯(t + 1)) = 0 and Ia(a¯(t + 2)) = 0 are assumed
for IDSC and IDAC, respectively. For TC with IDSC, we
consider the information exchange between RSC1 and RSC2
in a way similar to the conventional turbo code except that the
channel values ID,c(a¯(t)) for code bits of RSC1 and RSC2 are
obtained from the demapper instead of obtaining from channel
directly. The pinch-off SNRs for Constructions I and II using
IDSC and C are 0.64, 0.54, and 0.69 dB, respectively. In
Fig. 4, we consider the information exchange between a¯(t) and
a¯(t+1) for Constructions I and II. We run simulation on a¯(t)
with NI = 60 to obtain Ie1(v¯1(t)) for various Ia1(v¯2(t+1)).
Similarly, we run simulation on a¯(t + 1) with NI = 60 to
obtain Ie2(v¯2(t + 1)) for various Ia2(v¯1(t)). The pinch-off
SNRs for Constructions I and II using IDAC are 0.69 and 0.50
dB, respectively. Compared to the pinch-off SNRs obtained
using IDSC, we observe that the advantage of information
exchange between a¯(t) and a¯(t+1) will diminish for long code
lengths and will sometimes provides negative effect. This trend
can also be observed from the BER obtained from simulation
for various code lengths.
It is known that introducing the irregular structure allows
us to construct LDPC codes with improved pinch-off per-
formance. The usage of the delay processor and the signal
mapper in T enables different delayed bit streams multiplexed
from C to obtain different levels of protection, which is a
kind of irregularity. For TC , the mixture of T and C allows
more irregularity. ¿From this point of view, the introduction
of memory between turbo codewords not only is a method
to artificially increase the interleaver size and but also is a
method of providing irregularity. Hence, improved pinch-off
SNRs as compared to C can be achieved.
IV. PERFORMANCE EVALUATION
BER results in AWGN channels are given in Section IV.A
to IV.E. The results of independent Rayleigh fading channels
are given in Section IV.F. The constituent codes used in
these examples are 4-state and 16-state codes with generator
matrices given by (1, 5/7)8 and (1, 21/37)8, respectively.
A. BER results for short-to-moderate code lengths
Simulation results for 4-state TC with K=1024 using either
IDSC or IDAC and conventional 4-state turbo code C are given
in Fig. 5. Significant gain can be obtained by using IDAC as
compared to IDSC for either Construction I or II. For IDAC,
NIDAC=2 is sufficient to achieve good error performances.
TC has a longer decoding delay (DL) as compared to C
based on the same K. Decoding delay (decoding latency) is
calculated by assuming zero processing delay. Now consider
DL for IDSC. For Construction I with a K-bit interleaver, we
need y¯(t) and y¯(t + 1) to calculate LM,p(v¯(t)). Hence, DL
is 2K message bits. Similarly, DL for Construction II is 3K2
message bits. DL for Constructions I and II with IDAC are
3K and 5K2 , respectively.
In general, TC has an increased decoding complexity as
compared to C based on the same K. For IDSC, the computa-
tional complexity in the calculation of LM,p(v¯(t)) is negligible
as compared to that of the iterative decoding of C for either
Construction I or II. Hence, the computational complexity of
IDSC of TC is only slightly higher than that of C. For IDAC,
the computational complexity of TC is about 2NIDAC if the
computational complexity of C is normalized to be 1. Hence,
the computational complexities of 4-state Construction I (or II)
using IDAC with NIDAC = 2 are roughly the same as those
of conventional 16-state turbo codes. From Fig. 5, we find that
the error performances of 4-state Constructions I and II using
either IDSC or IDAC are better than those of the conventional
binary turbo code based on the conditions of similar decoding
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complexities and delays, and moderate-to-high SNR for the
4-state and 16-state constituent codes used in this paper.
B. BER results for various degrees of interblock memory and
various constituent codes
Fig. 6 shows the simulation results for 4-state TC with
different PIB . We use the same two-level delay processor
but with different λ, and the same signal mapper as those
used in Construction I. Simulation results indicate that codes
with larger PIB can achieve better performance at high SNR
and worse error performance at low SNR. Similar behavior
can be observed for 16-state TC . Due to space limitation, the
simulation results are not shown here.
C. BER results for long code lengths
Simulation results for Constructions I and II with long
interleavers (K=32768) using either IDSC or IDAC and
conventional turbo codes C are given in Fig. 7. Slight gain
can be obtained by using IDAC as compared to IDSC for
either Construction I or II. Based on similar decoding delay
and the same state complexity, either Construction I or II
can achieve better error performance as compared to C. In
addition, using a 4-state Construction II with K = 32768 and
NIDAC = 1, we can have BER ≈ 10−6 at Eb/No = 0.75
dB. This performance is similar to that of the 16-state turbo
code [1] with K=65536. The computational complexities of
Construction II using IDAC with NIDAC = 1 are roughly the
same as those of conventional 8-state turbo codes. Moreover,
from curve B3 in Fig. 7, a 4-state conventional turbo code with
K = 98304 can achieve a BER of 5× 10−6 at Eb/No = 0.90
dB. However, from Fig. 6, 4-state Construction II (PIB =
4
8 ) with K = 8192 can achieve a BER of 5 × 10−6 at
Eb/No = 0.85 dB. Our construction can achieve better error
performance as compared to conventional turbo code with
much shorter decoding delay.
D. Performance of turbo cliff
To see the pinch-off SNRs (or turbo cliff) for Constructions
I and II, we perform simulations with very long interleavers
(K = 262144). The results are also given in Fig. 7. We
see that 4-state Construction II can achieve a BER of 10−6
at Eb/No = 0.6 dB. The pinch-off SNR obtained from the
EXIT charts for conventional 4-state turbo code C is 0.69
dB. Hence, TC constructed from turbo coding with interblock
memory has better pinch-off SNR as compared to C. For EXIT
charts given in Section III.B, Ia(a¯(t − 1)) = 1 is assumed.
In the BER simulation, we do not use such assumption and
NI , and NIDAC are limited. Hence, the pinch-off SNRs for
Constructions I and II obtained from the analysis of EXIT
charts are better than those obtained from the BER simulation
with K = 262144.
E. Comparisons with multiple turbo codes (MTC) and stream-
oriented turbo code (SOTC)
MTC can achieve good error performance with low state
complexity [5]. In [5], a rate 1/2 MTC using four 2-state
constituent encoders was investigated and comparisons with
3GPP (Third-Generation Partnership Project) 8-state turbo
codes were given. MTC, in general, needs more iterations
to achieve the same BER performance of the 3GPP code
and hence the 2-state MTC can achieve the same BER with
a slightly lower computational complexity as compared to
the 8-state 3GPP code [5]. The simulation results of this 2-
state MTC with K = 1024 obtained from Fig. 6 of [5] are
also included in Fig. 5. We find that 4-state Construction
I and Construction II with K=1024 and NIDAC = 2 can
achieve BER=10−6 and BER=10−5 at Eb/No = 1.6 dB and
Eb/No = 1.4 dB, respectively, while this MTC with K=1024
can achieve BER=10−6 at Eb/No = 1.8 dB and BER=10−5
at Eb/No = 1.68 dB.
In [6], a binary stream-oriented turbo code (SOTC) which
is implemented by using a convolutional interleaver in a con-
ventional turbo encoder was proposed. Although convolutional
interleavers are employed in both SOTC and TC and the
outputs of both TC and SOTC are continuous, the encoding of
TC is totally different from SOTC. TC has explicit boundary
and hence is still suitable for package transmission while the
goal of SOTC is to avoid data framing and is suitable for
stream-oriented applications.
F. BER results in the independent Rayleigh fading channels
Fig. 8 shows the simulation results for 4-state TC with short
interleaver length using either IDSC or IDAC and conventional
4-state turbo code C. Significant gain can be obtained by using
IDAC as compared to IDSC for either Construction I or II.
From Fig. 8, we find that the error performances of 4-state
Constructions I and II using either IDSC or IDAC are better
than those of the conventional binary turbo code based on the
conditions of similar decoding complexities and delays, and
moderate-to-high SNR for the 4-state and 16-state constituent
codes used in this paper. We also simulate the case of long
interlevaer length. TC has similar advantage over C as in the
case of AWGN channels. For example, 4-state Construction
II with K=262144 and NIDAC = 3 can achieve a BER of
2×10−7 at Eb/No = 2.37 dB while 4-state C with K=262144
can achieve a BER of 3× 10−6 at Eb/No = 2.6 dB.
V. CONCLUSION
In this paper, the performance of binary turbo coding with
interblock memory is investigated. Binary codes, TC , can be
constructed based on various degrees of interblock memory
and decoded by using either IDSC or IDAC. Simulation shows
that TC can have a lower error floor than the conventional
turbo code C for either short or long code length considering
the associated complexity, and decoding delay. In the waterfall
region, in some cases, TC can have a lower pinch-off signal-
to-noise ratio (SNR) limit than C. The concept of interblock
memory can be applied to LDPC codes. Similar advantage can
be obtained.
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Fig. 1. Encoding structure of binary turbo coding with interblock memory.
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Fig. 2. Relation among sequences −→s , −→v and −→a for Construction I.
Fig. 3. Simulation and estimation results in AWGN channels for 4-state
Construction I (Constr. I), Construction II (Constr. II), and conventional
turbo codes with K=1024 and NI=10. (A1): Simulation, Constr. I, IDSC.
(B1): Simulation, Constr. I, IDAC, NIDAC=3. (C1): Estimation, Constr. I,
IDSC. (D1): Estimation, Const. I, IDAC. (A2): Simulation, Constr. II, IDSC.
(B2): Simulation, Constr. II, IDAC, NIDAC=3. (C2): Estimation, Constr. II,
IDSC. (D2): Estimation, Constr. II, IDAC. (A3): Simulation, turbo code. (B3):
Estimation, turbo code.
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Fig. 4. EXIT charts of a¯(t) and a¯(t + 1) for 4-state Constructions I and II
based on IDAC and AWGN channels. (A1): Constr. I, a¯(t), Eb
N0
= 0.69 dB.
(B1): Constr. I, a¯(t+1), Eb
N0
= 0.69 dB. (A2): Constr. II, a¯(t), Eb
N0
= 0.50
dB. (B2): Constr. II, a¯(t + 1), Eb
N0
= 0.50 dB.
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Fig. 5. Simulation results in AWGN channels for 4-state Construction I
(Constr. I) with K=1024 (DL=2048 for IDSC and DL=3072 for IDAC),
4-state Construction II (Constr. II) with K=1024 (DL=1536 for IDSC and
DL=2560 for IDAC), and conventional turbo codes. All the simulation results
are based on with NI=10 except (A4). (A1): Constr. I, IDSC. (B1): Constr. I,
IDAC , NIDAC=1. (C1): Constr. I, IDAC, NIDAC=2. (D1): Constr. I, IDAC,
NIDAC=3. (A2): Constr. II, IDSC. (B2): Constr. II, IDAC, NIDAC=1. (C2):
Constr. II, IDAC, NIDAC=2. (D2): Constr. II, IDAC, NIDAC=3. (A3): 4-
state turbo code, K=1024, DL=1024. (B3): 4-state turbo code, K=2048,
DL=2048. (C3): 4-state turbo code, K=4096, DL=4096. (D3): 16-state turbo
code, K=3072, DL=3072. (A4): MTC [5], K=1024, NI=25.
Fig. 6. Simulation results for 4-state TC with various PIB in the AWGN
channels(NI = 10, K=8192, and IDAC with NIDAC=3).
Fig. 7. Simulation in the AWGN channels for 4-state Construction I
(Constr. I), 4-state Construction II (Constr. II), and conventional turbo codes
with long interleavers. (A1): Constr. I, IDSC, NI=18, K=32768. (B1):
Constr. I, IDAC, NIDAC=1, NI=18, K=32768. (C1): Constr. I, IDAC,
NIDAC=2, NI=18, K=32768. (D1): Constr. I, IDAC, NIDAC=3, NI=18,
K=32768. (E1): Constr. I, IDSC, NI=30, K=262144. (F1): Constr. I, IDAC,
NIDAC=3, NI=30, K=262144. (A2): Constr. II, IDSC, NI=18, K=32768.
(B2): Constr. II, IDAC, NIDAC=1, NI=18, K=32768. (C2): Constr. II,
IDAC, NIDAC=2, NI=18, K=32768. (D2): Constr. II, IDAC, NIDAC=3,
NI=18, K=32768. (E2): Constr. II, IDSC, NI=30, K=262144. (F2): Constr.
II, IDAC, NIDAC=3, NI=30, K=262144. (A3): 4-state turbo code, NI=18,
K=32768. (B3): 4-state turbo code, NI=18, K=98304. (C3): 4-state turbo
code, NI=30, K=262144. (D3): 16-state turbo code, NI=18, K=65536.
Fig. 8. Simulation results in independent Rayleigh fading channels for 4-state
Construction I (Constr. I) with K=1024 (DL=2048 for IDSC and DL=3072
for IDAC), 4-state Construction II (Constr. II) with K=1024 (DL=1536
for IDSC and DL=2560 for IDAC), and conventional turbo codes. All the
simulation results are based on with NI=10. (A1): Constr. I, IDSC. (B1):
Constr. I, IDAC , NIDAC=1. (C1): Constr. I, IDAC, NIDAC=2. (D1):
Constr. I, IDAC, NIDAC=3. (A2): Constr. II, IDSC. (B2): Constr. II, IDAC,
NIDAC=1. (C2): Constr. II, IDAC, NIDAC=2. (D2): Constr. II, IDAC,
NIDAC=3. (A3): 4-state turbo code, K=1024, DL=1024. (B3): 4-state turbo
code, K=2048, DL=2048. (C3): 4-state turbo code, K=4096, DL=4096.
(D3): 16-state turbo code, K=3072, DL=3072.
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